Header Repository Gunadarma

Repository Universitas Gunadarma >
Published Article >
Published Article Teknologi Industri >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/3031

Title: Desain Pembangkit Pulsa Clock Non-OverIapping untuk AplikasiADC Pipeline I-bit/stage Menggunakan CMOS Teknologi AMS 0,35
Authors: Afandi, Hamzah
Pertiwi, Atit
Keywords: multiplying.
pulse generators,
sampling
non - overlapping
Issue Date: 24-Oct-2011
Publisher: Universitas Syiah Kuala
Abstract: In this paper discussed about the pulse generator is important to the process of converting analog to digital. In the sampling phase and multiplying the address a clock pulse tomode that does not intersect sampling
URI: http://hdl.handle.net/123456789/3031
ISSN: 2088-9984
Appears in Collections:Published Article Teknologi Industri

Files in This Item:

File Description SizeFormat
DESAIN~1.PDF809.17 kBAdobe PDFView/Open

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! Repository Software Copyright © 2002-2010  Duraspace - Feedback